

# United States Patent and Trademark Office

gh/

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO	). I	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/619,136	10/619,136 07/14/2003		David Mark	X-1269-1P US	6066	
24309	7590	11/25/2005		EXAMINER		
XILINX, INC				NGUYEN, JIMMY		
ATTN: LE 2100 LOG		ARTMENT '	ART UNIT	PAPER NUMBER		
	E, CA 951	124	2829			

DATE MAILED: 11/25/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No	<b>)</b> .	Applicant(s)					
		10/619,136		MARK ET AL.					
	Office Action Summary	Examiner		Art Unit					
		Jimmy Nguyen		2829					
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply									
THE - Exte after - If the - If NC - Failt Any	ORTENED STATUTORY PERIOD FOR REPI MAILING DATE OF THIS COMMUNICATION nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a report of or reply is specified above, the maximum statutory period reto reply within the set or extended period for reply will, by staturely reply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	.136(a). In no event, how ply within the statutory m d will apply and will expir tte, cause the application	wever, may a reply be time inimum of thirty (30) days e SIX (6) MONTHS from t to become ABANDONED	ely filed will be considered time he mailing date of this o					
Status									
1) 又	Responsive to communication(s) filed on 12.	September 2005.	•						
2a)□	This action is <b>FINAL</b> . 2b)⊠ Th								
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.								
Disposition of Claims									
5)□ 6)⊠ 7)□	<ul> <li>✓ Claim(s) 1.3-18 and 20-26 is/are pending in the application.</li> <li>✓ 4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>☐ Claim(s) is/are allowed.</li> <li>✓ Claim(s) 1.3-18 and 20-26 is/are rejected.</li> <li>☐ Claim(s) is/are objected to.</li> <li>☐ Claim(s) are subject to restriction and/or election requirement.</li> </ul>								
Applicat	ion Papers								
10)⊠	The specification is objected to by the Examin The drawing(s) filed on 14 July 2003 is/are: a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the	a)⊠ accepted or leed are leed	d in abeyance. See he drawing(s) is obje	37 CFR 1.85(a). ected to. See 37 C					
Priority (	ınder 35 U.S.C. § 119								
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>									
Attachmen			_						
2) Notice (3) Information	te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08 or No(s)/Mail Date		Interview Summary ( Paper No(s)/Mail Dat Notice of Informal Pa Other:	le	0-152)				

Art Unit: 2829

## **DETAILED ACTION**

### **Response to Argument**

The examiner acknowledges the amendment filed 9/12/05, however upon further search the examiner found new ground of rejection.

### Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 3 11, 13 17, 23, 24 are rejected under 35 U.S.C. 102(b) as being anticipated by Singh (US 6,069,515).

As to claim 1. Singh discloses (fig 1) a test configuration comprising:

an integrated circuit to be tested (the structure of figure 1);

an I/O pad (100) of the integrated circuit;

an output buffer (102, 104, 106, column 3 lines 4 - 10), wherein an output terminal of the output buffer is coupled to the I/O pad (100);

a current injector (Vin) on the integrated circuit coupled to the 1/0 pad (100) for injecting a current at the I/0 pad (100); and

a detector (108) on the integrated circuit coupled to the I/0 pad (100) for detecting a logic level (see the abstract) of the 1/0 pad.

As to claims 3, 16, Singh discloses (fig 1) the test configuration of claim 1 wherein the output buffer is a tristate buffer (102,104, 106).

As to claims 4, 23, Singh discloses (fig 1) the test configuration of claim 1 further comprising an input buffer (102, 104, 106), wherein an input terminal of the input buffer is coupled to the 1/0 pad (100).

As to claim 5, Singh discloses (fig 1) the test configuration of claim 1 wherein the current injector (Vin) selectively enabled by a memory bit (sequencer).

As to claim 6, Singh discloses (fig 1) the test configuration of claim 1 wherein the current injector (Vin) is a resistive element on the IC coupled between the I/O pad (100) and a voltage reference node (Vcc).

As to claim 7, Singh discloses (fig 1) the test configuration of claim 1 wherein the resistive element is a transistor (102).

As to claim 8, Singh discloses (fig 1) the test configuration of claim 1 wherein a gate of the transistor (102) is coupled to a memory bit (by Vss)

Art Unit: 2829

As to claims 9, 10, Singh discloses (fig 1) the test configuration of claim 1 wherein the voltage reference node is a power node (Vcc) and ground node.

As to claim 11, Singh discloses (fig 1) the test configuration of claim 1 wherein the IC is one of a plurality of IC on wafer.

As to claim 13, Singh discloses (fig 1) the test configuration of claim 1 wherein the IC is a programmable logic device.

As to claims 14, 24, Singh discloses (fig 1) the test configuration of claim 1 wherein the detector (108) is a boundary scan cell.

As to claim 15, Singh discloses (figs 1, 2) a test configuration comprising: an integrated circuit to be tested (the structure of figure 1);

an I/O pad (100) of the integrated circuit;

an output buffer (102, 104, 106), wherein an output terminal of the output buffer (102, 104, 106) is coupled to the I/O pad (100);

a current injector (Vin) on the integrated circuit coupled to the 1/0 pad (100) for injecting a current at the I/0 pad (100);

wherein the current injector is a first transistor (102) coupled between the I/O pad (100) and a power node (Vcc);

Art Unit: 2829

a detector (108) on the integrated circuit coupled to the I/0 pad (100) for detecting a logic level (see the abstract) of the 1/0 pad.

a second transistor (200, 202, 204, fig 2) coupled between the I/O pad (100) and a ground node;

a first memory bit (3.3v)coupled to a gate of the first transistor (102); and a second memory bit (3.3v) coupled to a gate of the second transistor (200, 202, 204).

As to claim 17, Singh discloses (fig 1) a method for testing an I/0 pad of an integrated circuit, the method comprising:

enabling a current injector (Vin or Vss) on the integrated circuit coupled to the I/O pad (100);

driving an output value at the I/0 pad through an output buffer (102, 104, 106) coupled to the I/0 pad (100)

enabling a detector (108) on the integrated circuit coupled to the 1/0 pad (100); and

after enabling the detector, detecting a logic value (see abstract) of the 1/0 pad (100).

Application/Control Number: 10/619,136 Page 6

Art Unit: 2829

## Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 12, 25, 26 are rejected under 35 U.S.C. 103(a) as being unpatentable over Singh (US 6,069,515) in view of Rutten (US 6,747,469).

As to claim 12, 25, 26, Singh (US 6,069,515) discloses everything except for a probe card coupled to a subset of the plurality of I/O pads; and ate coupled to the probe card.

On the other hand, Rutten teaches (fig 1) a probe card (140) coupled to a subset (150) of the plurality of I/O pads; and ate (110) coupled to the probe card (140).

It would have been obvious to one having an ordinary skill in art at the time of the invention was made to modify the test configuration structure with the probe card and ate for the purpose of the transmitting the signal and testing the dut.

5. Claims 18, 20 – 22 are rejected under 35 U.S.C. 103(a) as being unpatentable over Singh (US 6,069,515) in view of Fister (US 6,285,609).

As to claims 18, 20 - 22, Singh (US 6,069,515) discloses everything except for comparing the detected logic value with an expected value; and

If the detected logic value and the expected value do not match, rejecting the IC.

Art Unit: 2829

On the other hand, Fister teaches comparing (column 5 lines 40 – 48) the detected logic value with an expected value; and

If the detected logic value and the expected value do not match (column 5 lines 40 – 48), rejecting the IC.

It would have been obvious to one having an ordinary skill in art at the time of the invention was made to compare the logic value for the purpose of recognizing the testing result.

#### Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jimmy Nguyen whose telephone number is 571-272-1965. The examiner can normally be reached on M-F from 9 to 5.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Ramtez Nestor can be reached on 571-272-2034. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

Art Unit: 2829

Page 8

you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jimmy Nguyen

11/16/05

VINH NGƯYEN PRIMARY EXAMINER

A.4.2829